

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7: H03F 3/217

A1 |

(11) International Publication Number:

WO 00/22727

(43) International Publication Date:

20 April 2000 (20.04.00)

(21) International Application Number:

PCT/US99/23963

(22) International Filing Date:

13 October 1999 (13.10.99)

(30) Priority Data:

09/173,111

15 October 1998 (15.10.98)

us

(71) Applicant: INTERSIL CORPORATION [US/US]; 2401 Palm Bay Road, Palm Bay, FL 32905 (US).


(72) Inventors: PULLEN, Stuart, W.; 3802 Kelford Street, Raleigh, NC 27606 (US). BEGLEY, Patrick, A.; 2725 New York Street, West Melbourne, FL 32904 (US). PRESLAR, Donald, R.; 750 River Toad, Somerville, NJ 08876 (US).

(74) Agent: NIYOGI, Bidyut, K.; Suite 207, 95 Bulldog Boulevard, Melbourne, FL 32901 (US). (81) Designated States: CA, CN, JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: VARIABLE FREQUENCY CLASS D MODULATOR WITH BUILT IN SOFT CLIPPING AND FREQUENCY LIMITING



(57) Abstract

A class D amplifier (100) has an integrator (10), a comparator (12), and a frequency compensation and gain control (FCGC) circuit (40). The FCGC circuit (40) senses the output and reduces the gain in order to keep the sampling frequency high enough to avoid audio artifacts.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM .	Armenia	FI	Finland /	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	· SN·	Senegal
AU '	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
۸Z	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA .	Bosnia and Herzegovina	GE	Georgia	.MD .	Republic of Moldova	TG	Togo
BB 🖑	Barbados	GH	Ghana	· MG ·	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BÇ .	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	. IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL.	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	1S	. Iceland	MW	Malawi	US .	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF.	Central African Republic	JP	Japan	NE	Niger	. VN	Viet Nam
CG	Congo	KE -	Kenya	NL.	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		· •
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT ··	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC ·	Saint Lucia	. RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		•
	•	LK .	Sri Lanka	. SE	Sweden		
DK .	Denmark	LR	Liberia	SG			
EE	Estonia	LK .	LIUCIIA	30	Singapore		

WO 00/22727 PCT/US99/23963

VARIABLE FREQUENCY CLASS D MODULATOR WITH BUILT IN SOFT CLIPPING AND FREQUENCY LIMITING

This invention relates in general to class D amplifiers and in particular to a variable frequency class D modulator that uses gain compression to ensure that the switching frequency never falls below a minimum target.

Advances in MOSFET technology as well as advances in integrated circuits have made it possible to apply class D amplifiers to audio applications. Class D amplifiers are significantly more efficient than class AB amplifiers. The disadvantages are higher part count, cost, electromagnetic interference, and poor performance. With increased integration and the introduction of sophisticated control integrated circuits these disadvantages are becoming less pronounced. In the near future, class D amplifiers will replace class AB amplifiers in many applications. Class D amplifiers already have a clear advantage in high power applications. As the cost and component count of these amplifiers fall, class D amplifiers will be able to complete with class AB amplifiers in low and medium power applications.

To overcome the poor performance of class D amplifiers, others have suggested a self oscillating variable frequency modulator as shown in Figure 1.

15

An integrator 10 has an audio input over an input resistor $R_{\rm IN}$. It has a digital feedback input A over resistor R_{DFB} , and an analog feedback at input B over resistor R_{AFB} . The respective analog and digital feedback signals A, B, are taken from the output of the bridge 20 circuit 20 and the low-pass filter that comprises the inductor L and capacitor C_{LP} . For purposes of understanding, let us simply focus on the digital output A and assume that there is no audio input. In this case, the output at point A is a square wave with a 50% duty cycle. When the square wave is high, current flows through R_{DFB} into the summing junction of the integrator 10. Its output ramps down until it reaches the negative threshold of the comparator 12. R1 and 25 R2 are used to add hysteresis to the comparator 12. These resistors can be used to adjust the comparator positive and negative thresholds. When the output of the comparator 12 goes low, the upper FET 22 turns off and after a short delay the lower FET 24 turns on. The square wave goes low, and current now flows out of the integrator 10 summing junction through $R_{\text{\tiny DFB}}.$ The output of the integrator 10 reverses and ramps up until it reaches the positive threshold of the comparator 12. This signals the lower FET 24 to turn off and after a short delay the upper FET 22 turns on. The square wave goes high and the cycle continues. With no audio signal, the output at A is a 50% square wave, and the output of the integrator 10 is a triangle wave.

Now consider the case when an audio signal is applied. Assuming that the audio signal

is positive, then current flows through $R_{\rm IN}$ into the integrator summing junction. Current also flows through $R_{\rm AFB}$ out of the summing junction (negative feedback). The net contribution of the audio signal to the integrator summing junction current is $I_{\rm RIN}$ - $I_{\rm RAFB}$. When the upper FET 22 is on, the currents $I_{\rm DFB}$ and $(I_{\rm RIN}$ - $I_{\rm RAFB})$ are both into the summing junction. This speeds up the ramp at the output of the integrator 10. When the lower FET 24 is on, the current through $I_{\rm DFB}$ reverses and the two current now are in opposite directions. This slows the ramp down. A similar analysis can be applied to the case where the input signal is negative.

Since the hysteresis built into the comparator 12 is constant, the slope of the positive and negative ramps directly effects the positive and negative pulse widths, and therefore the duty cycle and frequency of the comparator output. At the higher positive audio input voltages, the audio output becomes negative and the on time of the high side switch becomes negligible compared to the on time period of the low side switch. The width of the low side pulse is roughly proportional to the output voltage and primarily sets the loop frequency.

A disadvantage of the self-oscillating circuit in Figure 1 is shown in Figure 2. There is that shown a plot of the switching frequency of the modulator as a function of the output power. The switching frequency varies inversely with the output power. Thus, at high power output, the switching frequency falls. As the switching frequency falls into a range that approaches the frequency of the audio input, distortion artifacts appear. They are due to an inadequate sampling rate at the reduced frequency. As the switching frequency transverses the audio spectrum, the low pass filter can no longer attenuate the carrier. This energy can damage tweeters.

Thus, it is necessary to keep the switching frequency well above audio frequency. In the past, this has been accomplished by substantially over-designing the amplifier so that its maximum power output is as much as twice the desired power. In other words, to achieve a non-distorted output at 250 watts of power, the prior art class D amplifier is designed to have a maximum power output of as much as 500 watts. From a study of the graph in Figure 2, it can be seen that as maximum power is increased, the switching frequency for any given output power tends to decrease. If the class D amplifier has a sufficiently high enough power output, there is little or no danger that the switching frequency will fall into the audio spectrum, i.e., at or about 20 kHz or less. Of course, the disadvantage of such an amplifier is that its component parts are substantially oversized in order to accommodate the high output power.

Another solution to the problem has been to limit the audio input. Others have used pre-amplifiers connected between the audio signal and the input to the integrator. The pre-

amplifier attenuates the audio input signal in order to make sure that the overall output of the class D amplifier remains substantially less than its maximum power output. This solution has the drawback of reducing the maximum output power. Furthermore, this approach will not work if the bus voltage is low, because the carrier frequency will be much lower at a specified output power. Unless some provision is made to roll the gain off slowly, the input clamping circuit will produce high order harmonics and the music will sound harsh.

As a result of these deficiencies in prior art class D amplifiers, there is a need for an amplifier that is not only self-oscillating but also prevents the switching frequency from falling into the audio range without oversizing the devices and the overall power for the amplifier.

The present invention includes a closed loop class D amplifier comprising an integrator having a plurality of inputs including an audio input, an audio feedback input, and a digital feedback input, a comparator for receiving the output of the integrator and generating a series of pulses, each pulse corresponding to one of two states of the comparator and having a width proportional to the slope of the output of the integrator, a driver circuit for receiving the pulse output of the comparator and generating gate drive signals proportional in duration to the width of the pulses, a bridge circuit comprising two or more MOSFETs, each MOSFET having its gate coupled to one of the gate drive signals, a low pass filter coupled to the output of the bridge for converting the bridge output into a power signal representative of the audio input signal, means for sensing the output state of the comparator and the time that the comparator has been in said output state, and means coupled to the input of the integrator for selectively adding or removing current to the integrator in order to reduce the gain of the amplifier.

The invention also includes a circuit 40 senses the output and reduces the gain in order to keep the sampling fre method for compensating switching frequency and compressing gain in a class D amplifier comprising the steps of: integrating an input signal of an audio frequency, an audio feedback signal, and a digital feedback signal to generate a sampling frequency that varies inversely in frequency with output power, characterized by comparing the integrated signals to a reference signal at the sampling frequency to generate a series of width modulated pulses representative of two output states of the comparator, converting the width modulated pulses into an audio signal, timing the duration of the comparator in each of its two states, changing the gain of the amplifier to maintain the sampling frequency at a frequency greater than the audio input signal when the comparator exceeds a threshold time in each of its two states.

Conveniently the invention solves the problem of the prior art and provides a class D amplifier that is self-oscillating and automatically compresses the gain in order to maintain a

sampling frequency greater than the audio input frequency. Since the gain compression is gradual (soft clipping), the distortion produced is inaudible. The invention provides a closed loop class D amplifier which includes an integrator, a comparator, a driver circuit, a bridge circuit, a low-pass filter circuit, and a frequency compensation and gain compression circuit. The integrator has a plurality of inputs including an audio frequency input, an audio feedback input, and a digital feedback input. The integrator is coupled to a comparator. The comparator generates a series of sampling pulses and each sampling pulse has a width that is proportional to the slope of the integrator ramp. The frequency of the pulses of the comparator varies inversely with the output power of the amplifier. The comparator outputs a series of pulses which are input to a driver circuit. The driver circuit generates gate drive signals for a bridge circuit. Each MOSFET has its gate coupled to one of the gate drive signals for generating an output digital audio signal. The digital audio signal is converted into an analog audio signal by a low-pass filter. The filter is coupled between the bridge circuit and an audio output device such as a speaker. A frequency compensation and gain compression circuit (FCGC) is coupled between the output of the driver circuit and the input to the comparator. The FCGC circuit measures the duration of the pulses output by the comparator. If the comparator does not change state within a pre-determined time window, the FCGC circuit alters the current to the integrator to reduce the gain of the integrator and simultaneously maintain the sampling frequency above the audio input frequency.

The invention will now be described, by way of example, with reference to the accompanying drawings in which:

Figure 1 is a prior art closed loop class D amplifier;

Figure 2 is a graph representing the sampling frequencing as a function of power for the class D amplifier of Figure 1;

Figure 3 is an electrical schematic of a class D amplifier of the invention;

Figure 4 is a graph showing the sampling frequency verses the output power of the invention;

Figure 5 (a), (b) are graphs comparing the output signal of a prior art amplifier with the output signal of the invented amplifier;

Figure 6 is a detailed schematic of one embodiment of the frequency compensation and gain compression circuit.

With reference to Figure 3, the class D amplifier 100 includes components whose like reference numerals are the same as components in Figure 1. As such, the amplifier 100 has an integrator 10, a comparator 12 and an output speaker 30. The level shift gate driver and half-

bridge are omitted from the figure. The feedback signals from the digital output and the audio output are likewise input to the integrator 10. The FCGC circuit 40 has inputs Q and QN which is the inverse of signal Q. Signal Q represents the state of the output of the comparator 12. Thus, Q is either high or low. The output of FCGC circuit 40 is coupled to a resistor R_{FCGC} and 5 from there to the integrator 10. The FCGC circuit 40 includes a current source, a capacitor, and an inverter for measuring the duration of each of the signals Q and QN. If the duration of either signal Q or QN exceeds a predetermined time window, typically 7.5 microseconds, the FCGC circuit will either inject or sink a current from the amplifier 10. When the signal Q or QN exceeds the time window, that indicates that the integrator 10 is saturated and that the output power is stuck at maximum. Unless the situation is quickly remedied, the listener will detect audio artifacts which correspond to a hard clipping in the audio output. A typical hard clipped audio output is shown in Figure 5(b) where the output of the prior art amplifier, Vohclp, is truncated at an output + V_{MAX} that corresponds to the maximum output of the amplifier. If the state of the comparator remains fixed for more than 7.5 microseconds, it is likely that the integrator 10 will saturate an produce a hard output clip such as that shown in the upper graph of Figure 5(b). In order to prevent a hard clip, the FCGC circuit 40 injects or sinks current into the integrator 10 in order to rapidly change the state of the comparator 12. As such, if the output of the comparator 12 is Q, current is added to the integrator 10 in order to switch the comparator 12 to QN. Likewise, if the output of the comparator 12 is QN or low, current is 20 removed from the integrator 10 in order to rapidly switch the comparator 12 to its high, Q output.

The FCGC circuit 40 effectively alters the gain of the amplifier 100 by either adding or subtracting current to the integrator. This phenomenon is known as gain compression and results in a modified output signal known as a soft-clipped signal. A typical soft-clipped signal is shown in Figure 5(a) with the vertical axis identified as V_{OSCLP}. As the signal rises towards the maximum value V_{MAX}, the output V_{OSCLP} gradually tapers. This gradual taper is distinctly different from the hard-clipped input wave form shown in Figure 5(b). Since the gain is reduced, the integrator 10 never saturates. As a further result, the sampling frequency of the amplifier 100 is automatically compensated to remain above the audio frequency. For example, in a preferred embodiment of the invention, the amplifier 100 maintains a sampling frequency at no less than 125 kHz for an approximate maximum output of 125 watts into 8 ohms. As a result, above a chosen threshold that corresponds to the time window sampled by FCGC circuit 40, the amplifier 100 continuously and gradually reduces the gain in order to prevent a hard clip of the output signal and maintains the sampling frequency of the comparator at a

frequency substantially greater than the frequency of the input audio signal.

The FCGC circuit 40 is shown in greater detail in Figure 6. The following description for subcircuit 41 explains how the circuit operates after the comparator 12 has held signal Q high for more than 7.5 microseconds. Those skilled in the art will appreciate that subcircuit 42 is substantially identical to subcircuit 41 and compensates for the opposite state signal, QN.

Current source I₁ continuously seeks to discharge capacitor C₁. PMOS transistor 410 is coupled to the high rail V_{DD} at typically +7 volts. The other end of transistor 410 is coupled to capacitor C₁. When Q goes low, PMOS transistor 410 turns on and charges capacitor C₁. The charging time of the capacitor is on the order of 100ns. When Q is high, the current source I₁ begins discharging the capacitor C₁. I₁, C₁ and the threshold of the inverter, 422 and 420 are chosen in the preferred embodiment so that the inverter output goes high if Q is high for 7.5 microseconds.

The next inverter, 424 and 426, turns on PMOS 430. The +7 volts is applied to the resistor R_{FCGC} and current is injected into the integrator 10. Since this current opposes the audio input current, the net effect is to reduce the gain of the amplifier. As the amplifier is driven harder, the pulses on Vsc become wider. Thus, gain compression gradually increases. The result is soft clipping as shown in figure 5.

Subcircuit 42 performs a similar function when QN is high for more than 7.5 microseconds. Current source I_2 seeks to discharge capacitor C_2 . Transistor 450 is coupled between the high rail V_{DD} and the capacitor C_2 C_2 , I_2 , and the threshold of the inverter, 462 and 460, are sized so that NMOS 450 will turn on if the input QN is high for approximately 7.5 microseconds to turn on NMOS. Now current flows out of the integrator summing junction through R_{FCGC} . Like before, this current opposes the audio input current so the net effect is to reduce the gain of the amplifier.

A class D amplifier 100 has an integrator 10, a comparator 12, and a frequency compensation and gain control (FCGC) circuit 40. The FCGC circuit 40 senses the output and reduces the gain in order to keep the sampling frequency high enough to avoid audio artifacts.

Land State Contract

CLAIMS:

30

- 1. A closed loop class D amplifier comprising an integrator having a plurality of inputs including an audio input, an audio feedback input, and a digital feedback input, a comparator for receiving the output of the integrator and generating a series of pulses, each pulse corresponding to one of two states of the comparator and having a width proportional to the slope of the output of the integrator, a driver circuit for receiving the pulse output of the comparator and generating gate drive signals proportional in duration to the width of the pulses, a bridge circuit comprising two or more MOSFETs, each MOSFET having its gate coupled to one of the gate drive signals, a low pass filter coupled to the output of the bridge for converting the bridge output into a power signal representative of the audio input signal, means for sensing the output state of the comparator and the time that the comparator has been in said output state, and means coupled to the input of the integrator for selectively adding or removing current to the integrator in order to reduce the gain of the amplifier.
- 2. A class D amplifier's claimed in claim 1 wherein the means coupled to the input

 15 of the integrator changes the gain of the integrator in order to maintain the switching frequency

 of the comparator above the frequency of the audio input.
- 3. A closed loop class D amplifier comprising an integrator having a plurality of inputs including an input at audio frequency, an audio feedback input, and a digital feedback input, a comparator for receiving the output of the integrator and generating a series of sampling pulses, each sampling pulse having a width proportional to the output of the integrator slope and the frequency of the pulses inversely proportional to the power output of the amplifier, a driver circuit for receiving the pulse output of the comparator and generating gate drive signals proportional in duration to the width of the pulses, a bridge circuit comprising two or more MOSFETs, characterized in that each MOSFET having its gate coupled to one of the gate drive signals, a low pass filter coupled to the output of the bridge for converting the bridge output into a power signal representative of the audio input signal, means for sensing the output of the comparator and for reducing the gain of the amplifier in order to maintain the sampling pulses at or above a sampling frequency substantially greater than the audio input frequency.
 - 4. A amplifier as claimed in claim 3 characterized in that the sampling frequency is greater than 20 kHz.
 - 5. A closed loop class D amplifier comprising an integrator having a plurality of inputs including an input at audio frequency, an audio feedback input, and a digital feedback input, a comparator for receiving the output of the integrator and generating a series of

sampling pulses, each sampling pulse having a width proportional to the output of the integrator and the frequency of the pulses inversely proportional to the power output of the amplifier, a driver circuit for receiving the pulse output of the comparator and generating gate drive signals proportional in duration to the width of the pulses, a bridge circuit comprising two or more MOSFETs, each MOSFET having its gate coupled to one of the gate drive signals for generating an output digital signal, a low pass filter coupled to the output of the bridge for converting the bridge output into an output audio signal representative of the audio input signal, and means coupled to the input of the integrator for reducing the gain of the amplifier and for maintaining the sampling frequency above the input audio frequency.

- 6. A amplifier as claimed in claim 5 wherein the means for reducing the gain and maintaining the sampling frequency comprises a regulating circuit for sensing the time the comparator is in one of two states and for changing the input current to the integrator to change the state of the comparator, in which the regulating circuit comprises a timing capacitor, a current source coupled to the timing capacitor and responsive to the state of the comparator for sourcing current to and sinking current from the timing capacitor for generating an output current signal, said output current signal coupled to the integrator for altering the state of the comparator.
- 7. A amplifier as claimed in claim 6 characterized in that the time to charge and discharge the capacitor controls the minimum sampling frequency maintained by the amplifier,
 20 and the output current signal reduces the gain of the amplifier.
- 8. A circuit 40 senses the output and reduces the gain in order to keep the sampling fre method for compensating switching frequency and compressing gain in a class D amplifier comprising the steps of: integrating an input signal of an audio frequency, an audio feedback signal, and a digital feedback signal to generate a sampling frequency that varies inversely in frequency with output power, characterized by comparing the integrated signals to a reference signal at the sampling frequency to generate a series of width modulated pulses representative of two output states of the comparator, converting the width modulated pulses into an audio signal, timing the duration of the comparator in each of its two states, changing the gain of the amplifier to maintain the sampling frequency at a frequency greater than the audio input signal when the comparator exceeds a threshold time in each of its two states.
 - 9. A method as claimed in claim 8 characterized by the gain of the amplifier is reduced to maintain the sampling frequency at a frequency greater than the audio input signal frequency.





FIG. 1 PRIOR ART



POWER (WATTS)

FIG. 2 PRIOR ART





FIG. 3








FIG. 5a

NO SOFT CLIPPING




FIG. 5b




FIG. 6

INTERNATIONAL SEARCH REPORT

	, PCT/	/US 99/23963
A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H03F3/217	9	
According to International Patent Classification (IPC) or to both national class	effication and IPC	
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classifi IPC 7 H03F	ication sympols)	
Occurnentation searched other than minimum documentation to the extent the	nat auch documents are included in t	he fields searched
Sectronic data base consulted during the international search (name of data	a base and, where practical, search	terms used)
	•	i
	4	1
AF .	1	
DOCUMENTS CONSIDERED TO BE RELEVANT		
Category Citation of document, with indication, where appropriate, of the	e relevent pessages	: Refevant to dalm No.
US 4 600 891 A (TAYLOR JR WILSO	ON E ET AL)	1-3,5-9
15 July 1986 (1986-07-15) column 2, line 44 -column 6, li	Ino. 46.	
figures 1-6		
US 5 160 896 A (MCCORKLE DAVID	P) .	1-3,5-9
3 November 1992 (1992-11-03)		
column 5, line 34 -column 7, li figures 3,5	ine 17;	·
US 4 571 551 A (TRAGER WESLEY I	1)	1-3,5-9
18 February 1986 (1986-02-18)		10,00
column 3, line 26 -column 4, li	ine 42;	
figures 1,2 column 8, line 18 -column 9, li	ine 58.	
figures 4,5	ine 50,	
to a first of the second of th	•	
Further documents are listed in the continuation of box C.	Patent family member	s are lated in annex.
Special categories of cited documents:		Andrew Marian
A* document defining the general state of the art which is not		ter the international filing date conflict with the application but nciple or theory underlying the
considered to be of particular relevance E" earlier document but published on or after the International	Invention	
filing date L* document which may throw doubts on priority claim(e) or		rance; the claimed invention of or cannot be considered to when the document is taken alone
which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relev	
Of document referring to an oral disclosure, use, exhibition or other means	document is combined with	h one or more other such docu- being obvious to a person skilled
P" document published prior to the International filing date but later than the priority date claimed	in the art. "&" document member of the se	•
Date of the actual completion of the international search	Date of mailing of the inter	
8 December 1999	17/12/1999	***
Name and mailing address of the ISA	Authorized officer	
Europeen Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Ripwijk Tel. (+31-70) 340-2040, Tx. 31 661 epo ni,		٥
Fac (+31-70) 340-3016	Tyberghien,	O

INTERNATIONAL SEARCH REPORT

information on patent family members

trate ional Application No PCT/US 99/23963

AU AU EP JP MX US US	590209 B 4570285 A 0172737 A 61078211 A 158312 A RE33333 E 4724396 A	02-11-1989 27-02-1986 26-02-1986 21-04-1986 20-01-1989 11-09-1990 09-02-1988
EP JP MX US	0172737 A 61078211 A 158312 A RE33333 E	26-02-1986 21-04-1986 20-01-1989 11-09-1990
EP JP MX US	61078211 A 158312 A RE33333 E	21-04-1986 20-01-1989 11-09-1990
JP MX US	158312 A RE33333 E	20-01-1989 11-09-1990
MX US	158312 A RE33333 E	11-09-1990
US	RE33333 E	
		09-02-1988
	* .	
DE	69318054 D	28-05-1998
	69318054 T	13-08-1998
	0557032 A	25-08-1993
		28-05-1997
JP	6216664 A	05-08-1994
NON	E	
		EP 0557032 A EP 0776088 A